

THE EUROPEAN APPROACH FOR EXSCALE AGES

JEAN-MARC.DENIS@EUROPEAN-PROCESSOR-INITIATIVE.EU

CHAIR OF THE BOARD

Cambrian explosion Achieving performance through specialization

Courtesy Steve Scott Cray CTO (2019)



TOP10 OVER THE LAST 10 YEARS

	2009 – Nov.	2014 – Nov.	2019 – Nov.	2020 – Jun.	(Post) Exascale
CPU <u>only</u>	9	5	2	3	0
CPU + ACC.	I	5	8	7	10





WHY? SOME OBVIOUS REASONS...













HPC BEFORE ARTIFICIAL INTELLIGENCE






HPC WITH ARTIFICIAL INTELLIGENCE




HPC & AI AT EXASCALE: IT'S ALL ABOUT WORKFLOWS (1/2)




epi

HPC & AI AT EXASCALE: IT'S ALL ABOUT WORKFLOWS (2/2)



HPC & AI AT EXASCALE: IT'S ALL ABOUT WORKFLOWS (2/2)




Copyright @ European Processor Initiative 2020. ESiWACE2 Virtual Workshop on Emerging Technologies for Weather and Climate Modelling




THE DEVELOPER / USER STANDPOINT





EVIDENCE: INTEL OVERALL STRATEGY IN HPC, CLOUD, EDGE



Processor Initiative

LESSONS LEARNED PROFILE FOR EXASCALE SOLUTIONS

Main changes

- Holistic view of data from IoT to Supercomputers.
- Hybrid in-house / cloud
- Workflow everywhere

Modularity is a must have. One does not fit all

Several accelerators, typically one per module

Performance comes from accelerators

The CPU has to be well balanced - peak performance is not important

- Agility (FP64 for HPC, BF16 for deep learning) is crucial
- Data transfer is crucial

 \clubsuit Cover day to day needs and for all compute not fitting well in ACC

Keep overall architecture simple → one CPU to unify all accelerators


Keep end user life simple

- LLVM + GCC + OPENMP 5.0
- Keep it open!


TECHNOLOGY & ROADMAP



COMMON PLATFORM VISION: FEDERATE ACCELERATORS




CONCEPT OF COMMON PLATFORM : INTERPOSER & MULTI-CHIPLET






CONCEPT OF COMMON PLATFORM : INTERPOSER & MULTI-CHIPLET




Processor Initiative

HETEROGENEOUS INTEGRATION



GENERAL PURPOSE PROCESSOR (GPP) AND COMMON OPEN ARCHITECTURE



epi

Copyright © European Processor Initiative 2020. ESiWACE2 Virtual Workshop on Emerging Technologies for Weather and Climate Modelling




CPU (RHEA) DESIGNS


Multi-core Armv8.x processor with vectorial extensions for both computing and control flow

Very high Byte/FLOP ratio


- EPI Accelerators work in I/O coherent mode and share the same memory view
- Coherent NoC with system level cache to keep the data local
- HBM2e, DDR5 and PCIe gen5
- High-speed links for SMP and for functional extensions
- Low voltage to improve the energy efficiency / N6 process Copyright © European Processor Initiative 2020. ESiWACE2 Virtual Workshop on Emerging Technologies for Weather and Climate Modelling

EPAC – RISC-V ACCELERATOR FOUNDATIONS









cea

T Atos

edi

22

Upcoming CPU

manufacturer,

Copyright © European Processor Initiative 2020. ESiWACE2 Virtual Workshop on Emerging Technologies for Weather and Climate Modelling

CONCLUSION



EUROPEAN APPROACH FOR (POST) EXASCALE CHALLENGES

Technology	Open	Ecosystem (holistic)	
 One CPU to rule all accelerators ARM is the best choice: performances, openness, unique IoT to Supercomputer ecosystem Chiplet based approach Common Open Platform 	 Common Open platform Open programming model Aim open hardware 	 ARM from IoT to HPC GCC and LLVM OPENMP 5 OPENCL 	

THANK YOU FOR YOUR ATTENTION

